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(57) ABSTRACT 
An operational amplifier including: a differential pair of tran-
sistors coupled to a pair ofinput signals; and a pairof floating-
gate transistors coupled to the differential pair of transistors, 
wherein the pair of floating-gate transistors are operable for 
reducing an offset voltage of the operational amplifier. 
9 Claims, 7 Drawing Sheets 
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METHOD AND DEVICE FOR PERFORMING 
OFFSET CANCELLATION IN AN AMPLIFIER 
USING FLOATING-GATE TRANSISTORS 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority ofU.S. Provisional Patent 
Application No. 60/712,623 filed Aug. 30, 2005, the entire 
contents and substance of which are hereby incorporated by 10 
reference. 
BACKGROUND 
2 
Also disclosed herein is an operational amplifier including: 
a differential pair of transistors, including a first and a second 
transistor; a pair of floating-gate transistors, including a third 
and fourth transistor; wherein the pair of floating-gate tran-
sistors are coupled to one another at a drain node, wherein the 
differential pair of transistors are coupled to a source node of 
the pair of floating-gate transistors, and wherein the pair of 
floating-gate transistors are operable for reducing an offset 
voltage of the operational amplifier. 
Further disclosed herein is an operational amplifier includ-
ing: a differential pair of transistors, including a first and a 
second transistor; a pair of floating-gate transistors, including 
a third and fourth transistor; wherein the differential pair of 
transistors are coupled to one another at a drain node, wherein 
1. Field of the Invention 
The present invention relates generally to offset cancella-
tion in amplifiers, and more specifically to method and device 
for performing offset cancellation in an amplifier using float-
15 the pair of floating-gate transistors are coupled to a source 
node of the differential pair of transistors, and wherein the 
pair of floating-gate transistors are operable for reducing an 
offset voltage of the operational amplifier. 
ing-gate transistors. 
2. Description of Related Art 
These and other objects, features and advantages of the 
20 present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
An operational amplifier, usually referred to as an 'op-
amp', is a DC-coupled high-gain electronic voltage amplifier 
with differential inputs and, usually, a single output. In its 
ordinary usage, the output of the op-amp is controlled by 
25 
negative feedback which, because of the amplifier's high 
gain, almost completely determines the output voltage for any 
given input. Op-amps are among the most widely used elec-
tronic devices today, being utilized in a vast array of con-
sumer, industrial and scientific devices. General-purpose 
30 integrated op-amps of standard specification sell for well 
under one U.S. dollar. Modern designs are electronically 
more rugged than earlier implementations and some can sus-
tain direct short-circuits on their outputs without damage. 
35 
BRIEF DESCRIPTION OF THE DRAWINGS 
The subject matter that is regarded as the invention is 
particularly pointed out and distinctly claimed in the claims at 
the conclusion of the specification. The foregoing and other 
objects, features, and advantages of the invention are apparent 
from the following detailed description taken in conjunction 
with the accompanying drawings in which: 
FIG. 1 illustrates a conceptual representation of offset can-
cellation in an operational amplifier in accordance with exem-
plary embodiments; 
FIG. 2 illustrates a circuit schematic and layout of a single-
poly floating-gate pMOS transistor in accordance with exem-
plary embodiments; 
A practical concern for op-amp performance is voltage 
offset. That is, effect of having the output voltage something 
other than zero volts when the two input terminals are shorted 
together. Operational amplifiers are differential amplifiers 
which are designed to amplify the difference in voltage 
between the two input connections and nothing more. In an 
ideal situation, when that input voltage difference is exactly 
zero volts, zero volts are expected to be present on the output. 
However, in the real world the ideal case rarely happens, even 
FIG. 3 illustrates a graph that demonstrates the wide range 
40 in programming capabilities of the floating-gate device in 
accordance with exemplary embodiments; 
FIG. 4 illustrates a graph of a drain current of a floating-
gate pFET measured over a period of 380 hours; 
if the op-amp in question has zero common-mode gain, the 
output voltage may not be at zero when both inputs are 
shorted together. 
FIG. 5 illustrates a graph that shows the measured floating-
45 gate charge loss along with a theoretical extrapolated fit using 
the estimated model parameters; 
Mismatches between MOS transistors pose a serious chal-
lenge to analog circuit designers and most commonly mani-
fest themselves as an offset voltage in operational amplifiers. 
Techniques commonly used to reduce the offset voltage 50 
include auto-zeroing, correlated double sampling and chop-
per stabilization. Auto-zeroing and correlated double sam-
pling are techniques applicable to sampled data systems 
while chopper stabilization allows continuous-time operation 
of the amplifier. Alternate techniques include resistor trim- 55 
ming through the use of poly-fuses or laser trimming. These 
typically involve special processing steps and are usually 
expensive. 
BRIEF SUMMARY 60 
Disclosed herein is an operational amplifier including: a 
differential pair of transistors coupled to a pair of input sig-
nals; and a pair of floating-gate transistors coupled to the 
differential pair of transistors, wherein the pair of floating- 65 
gate transistors are operable for reducing an offset voltage of 
the operational amplifier. 
FIG. 6 illustrates an operational amplifier including float-
ing-gate transistors in accordance with exemplary embodi-
ments; 
FIG. 7 illustrates an operational amplifier including float-
ing-gate transistors in accordance with exemplary embodi-
ments; 
FIG. 8 illustrates a single stage folded cascade amplifier 
including floating-gate transistors in accordance with exem-
plary embodiments; 
FIG. 9 illustrates a graph that shows the DC transfer char-
acteristics of the amplifier configured as a comparator with 
the non-inverting terminal held at 1.65V; 
FIG. 10 illustrates a graph that shows the measured input 
referred offset voltage of the amplifier plotted against the 
programmed floating-gate difference currents; and 
FIG. 11 illustrates a graph that shows the sensitivity of the 
input offset voltage with temperature. 
The detailed description explains the preferred embodi-
ments of the invention, together with advantages and features, 
by way of example with reference to the drawings. 
US 7,714,650 B2 
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DETAILED DESCRIPTION 
Disclosed herein is a floating-gate based offset cancella-
tion scheme that results in a continuous-time operation of the 
amplifier with long-term offset cancellation that obviates the 
need for any refresh circuitry. In one embodiment, the ampli-
fier is able to reduce offset voltage to ±25 µ V. The use of 
floating-gate transistors for correcting mismatches in analog 
circuitry also offers programmability and long-term reten- 10 
tion. In one embodiment, the floating-gate transistors may be 
fabricated in a standard digital CMOS process. The use of 
floating-gate transistors in the continuous-time operation of 
the amplifier involves no sampling and hence avoids such 
issues as charge injection, clock feedthrough and under- 15 
sampled wideband noise that are serious limitations to autoz-
eroing and correlated double sampling. Also, unlike chopper 
stabilization, the disclosed system is not limited to low-band-
width applications and offers continuous-time operation with 
comparable offset reduction. 20 
(1-k) W (ifl -2¢F) I~= -k- µ,,C0 xl,U}exp ~ (3) 
where, Cox is the gate oxide per unit area, Wis the width of the 
device, Lis the length of the device, µn is the electron mobility 
and k is as below, 
k = 1 - ----;====/'==== (4) 
2· 
where, all variables are as defined earlier and Cdep is the 
depletion capacitance in the bulk per unit area. 
In the strong inversion region of operation, the drain-
source current, again, assuming saturation and ignoring early 
effects is given by, The disclosed system involves using floating-gate transis-
tors as both an integral part of the circuit of interest and as 
programmable elements. FIG. 1 shows a conceptual repre-
sentation of offset cancellation in an operational amplifier 
25 
referred to generally as 100. Floating-gate transistors 102 are 
used as programmable current sources Clos') 104 that provide 
offset compensation while being a part of the amplifier 100 
during normal operation. The amplifier 100 has a compact 
architecture with a simple design that avoids the overhead of 30 
using floating-gate transistors as separate trimming elements 
and the offset cancellation by itself dissipates no additional 
(5) 
where, all variables have the same meaning and definitions as 
given earlier. Although, the equations have been presented for 
annFET, corresponding equations can be arrived at forpFETs 
after making appropriate sign changes. 
power. 
The drain-source current through an n-channel MOS tran-
sistor for weak inversion operation, ignoring early effects and 
assuming saturation, is given by, 
Floating-gate transistors have been used as non-volatile 
memory elements in SRAMs and EEPROMs. A floating-gate 
35 MOS transistor is a transistor whose poly-silicon gate is com-
pletely surrounded by Si02 , a high quality insulator. This 
creates a potential barrier that prevents charge stored on the 
floating-gate from leaking from the floating node. FIG. 2 
, (k(Vg-Vih)) (-V,) ((1-k)Vb) IDs= /0 exp --- exp - exp --- (l) illustrates a circuit schematic and layout of a single-poly 40 floating-gate pMOS transistor which are referred to generally 
as 200 and 202 respectively. In order to maintain the non-
volatile charge storage of the floating-gate 204, external 
inputs are capacitively coupled through an input capacitor C,n 
206. It should be noted that the second polysilicon layer 
Ur Ur Ur 
where, Ur is the thermal voltage that is equal to kT/q, the 
voltages vg, vs and vb represent the voltages applied to the 
gate, source and bulk terminals and are referenced to ground. 
V,h represents the bulk referred threshold voltage of the 
device that is given by, 
45 shown in FIG. 2 is used primarily to implement the input 
capacitor 206. 
Programming a floating-gate transistor 200 involves add-
ing or removing charge from the floating-gate 204 thereby 
(2) modulating the threshold voltage of the device. Charging the 
50 floating gate is achieved through the physical phenomena of 
hot-electron injection that adds electrons to the floating-gate 
204 and Fowler-Nordheim tunneling that removes electrons 
from the floating-gate 204. Tunneling is used primarily as a 
global erase and is achieved by capacitive coupling through 
where, V FB is the flat-band voltage, to 1.jlo=2cjJF +several 
Ur,r= 
is the body effect co-efficient and 
kT (N,ub) ¢F=-ln-
q llj 
is the Fermi potential of the bulk. The pre-exponential con-
stant I'0 is given by, 
55 ctun 208 and precision programming is achieved through 
hot-electron injection. Such a scheme has a number of advan-
tages over a tunneling based programming, which include 
faster programming (as the logarithmic dependence of tun-
neling makes precision programming highly time-consum-
60 ing), avoiding special processing steps such as ultra-thin tun-
neling oxide and the use of high voltages of both positive and 
negative polarities. 
Hot-electron injection occurs in pFETs when carriers are 
accelerated to a high enough energy level to surmount the 
65 Si-Si02 barrier. At high drain currents, electrons are created 
at the drain edge of the drain-to-channel depletion region via 
hot-hole impact ionization. These electrons travel back into 
US 7,714,650 B2 
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the channel region, gain sufficient kinetic energy such that 
they cross the Si-Si02 barrier and are injected onto the 
floating-gate 204. 
Programming is achieved by first isolating the floating-gate 
transistor 200 from the rest of the circuitry and applying a 
source-drain potential (V sD) greater than 3V for a short 
period of time ranging from 20 µs-1 ms. The number of 
electrons injected and hence the change in the drain current is 
a function of the source-drain potential V sD and the time 
interval tpulse for which V SD is held high enough to cause 10 
hot-electron injection. The required value of V sD and the 
pulse interval are estimated from the relationship between the 
initial drain current and the desired target current. Using the 
above programming methodology, a floating-gate pFET tran-
sistor can be programmed to different threshold voltages with 15 
their magnitudes ranging from 0.75V-2.75V as demonstrated 
in FIG. 3. It should be noted that the absolute value of the 
threshold voltage of a pFET device that is not a floating-gate 
in the 0.5 µm process is 0.9V. FIG. 3 clearly demonstrates the 
wide range in programming capabilities of the floating-gate 20 
device. 
The accuracy to which a floating-gate transistor can be 
programmed to a target current depends on the smallest drain 
current change that can be programmed onto a floating-gate 
device. In order to estimate the design choices available to 25 
improve programming precision, a figure of merit (FOM) is 
defined as, 
FOM = -log2(~) (6) 30 
6 
ill (-KilQ) I = exp UrCr - 1 
(9) 
where, Cris the total capacitance at the floating-gate and li.Q 
is the programmed charge. 
In most cases, the term inside the exponential is much less 
than one, and therefore, the Taylor series approximation for 
the exponential can be used to arrive at the simplified expres-
sion shown below, 
ill -kilQ (10) 
_,, __ 
Ur Cr 
It is clear from (10) that the achievable precision is directly 
proportional to the charge that can be reliably transferred onto 
the floating-gate and inversely proportional to the total float-
ing-gate capacitance. 
Consider a floating-gate nFET that can be programmed 
using an indirect programming scheme. The drain current, 
ignoring early effects is rewritten for convenience as, 
l = µnCoxW(kV -V -kV )2 2kL g, th 
(11) 
where, all variables have the usual meaning. 
Programming the device such that a charge transfer of li.Q 
35 
results in a change in the gate voltage of li. V g modifies the 
drain current to be, 
where, ti.I is the minimum programmable change in drain 
current that is necessary to meet a system level accuracy 
specification and I is the bias current of the floating-gate 
transistor. It should be noted that such a definition results in 
the FOM being represented in the familiar binary system, as 
number of bits of accuracy achievable. Below the FOM is 
related to floating-gate circuit parameters for operation in 40 
both the weak inversion and strong inversion regimes such 
that the floating-gate transistor can be designed to achieve 
required bits of precision. 
(12) 
Using (1) and (3 ), the drain current of a pFET operating in 
45 
the weak inversion regime, ignoring early effects can be sim-
plified as, 
Dividing (12) by (11) and manipulating with the assumption 
that (ti. V g) is much smaller than the overdrive voltage 
V od=KV g-Vs -KV,h results in, 
ill 2kilVg 2kilQ (13) 
( -kVg) ( V,) l = 10 exp u:;- exp Ur 
(7) 
50 
where, I0 is a pre-exponential constant that includes I'0 and 
terms including the threshold voltage and the bulk potential. 55 
As can be observed from (13), the achievable precision is 
directly proportional to the charge that can be transferred onto 
the floating-gate and inversely proportional to the overdrive 
voltage of the device and the total floating-gate capacitance. 
Now, for a li. V g change in the gate voltage, a ti.I change in 
drain current, the net programmed drain current of the device 
is given by, 
(
-k(Vg + ilVg)) ( V,) 
l +ill = 10 exp Ur exp Ur 
(8) 
Dividing (8) by (7) and noting that li. V g =li.Q!Cn the achiev-
able change in drain current due to programming relative to 
the initial drain current is given by, 
Floating-gate transistors inherently have good charge 
retention capabilities on account of the gate being surrounded 
by a high quality insulator. FIG. 4 shows the drain current of 
a floating-gate pFET measured over a period of 380 hours. 
60 The drain current was programmed to an initial value of30 µA 
and displayed a mean value of 29.93 µA with a standard 
deviation of 28 nA. The current exhibits a short-term drift in 
the beginning beyond which no significant drift can be 
observed. Although this is a good indicator of the charge 
65 retention capabilities of floating-gates, accurate estimates of 
the long-term charge retention can be made through acceler-
ated life time tests. 
US 7,714,650 B2 
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Long-term charge loss in floating-gates occur due to the 
phenomenon know as thermionic emission. The amount of 
charge lost is a function of both temperature and time and is 
given by, 
Q(t) = exp[-tv·exp(-¢B)] 
Q(O) kT 
(14) 
where, Q(O) is the initial charge on the floating-gate, Q(t) is 
the floating-gate charge at time t, vis the relaxation frequency 
of electrons in poly-silicon, cjJB is the Si-Si02 barrier poten-
tial, K is the Boltzmann's constant and Tis the temperature. 
10 
8 
parameters. The measured data agrees well with the predic-
tion and the trends observed in FIG. 5 have been observed 
across many floating-gate devices. 
In one embodiment, two identical floating-gate transistors 
can be programmed to a difference in current of ti.I, make up 
a differential floating-gate pair (DFGP). Assuming weak 
inversion operation, the difference in charge between the two 
floating-gates is given by, 
(18) 
As expected from (14), charge loss in floating-gates is a slow 15 
process that is accelerated at high temperatures. 
where, all the variables have their usual meaning. Now, using 
(14) and the extracted values of cjJB and v, the difference in 
charge at time t, namely, li.Q(t) can be estimated. From this, 
the difference in floating-gate voltage can be calculated, 
based on which and using (18), the value of the programmed 
Floating-gate charge loss is measured indirectly by mea-
suring the change in the transistor's threshold voltage. Pro-
gramming floating-gates by adding/removing charge modi-
fies the threshold voltage of the device, v,h, as given by, 20 difference current at time t (li.I(t)) can be estimated. The table 
below summarizes the data retention numbers for two differ-
ent cases of programmed difference currents, namely, a 10% 
(lSJ change and a 50% change for a time period of 10 yrs for 
where, Q is the floating-gate charge, V',h is the threshold 
voltage of the transistor with zero floating-gate charge or that 
ofa non floating-gate device and Cr is the total capacitance at 
the gate node. Using the above approximation for the thresh-
old voltage of a floating-gate device the charge loss m a 
floating-gate can be rewritten as, 
Q(t) v,h(t) - v:h (16) 
Q(O) v,h(OJ - v:h 
different temperatures. A total floating-gate capacitance of 
25 100 fF and a K of0.7 has been assumed for these calculations. 
As can be observed, floating-gate transistors display excellent 
charge retention capabilities. The non-volatile charge reten-
tion when combined with programmability, makes floating-
gate transistors well suited for use in precision analog cir-
30 cuits. 
Temper- 10% Programmed Change 50% Programmed Change 
35 
ature L\.Q/Q L\.Vfg L\.1/1 L\.Q/Q L\.Vfg L\.1/1 
25° C. le-3% 36.7 nV 2e-4% le-3% 156nV 9e-4% 
90° C. 0.62% 16.4 µV 0.06% 0.62% 65 µV 0.47% 
140° C. 18.2% 0.45 mV 1.8% 18.2% 1.92 mV 10.7% 
where, v,h(t) indicates the threshold voltage of the device 40 
after time t and V,h(O) represents the initial programmed 
threshold voltage. 
The use of floating-gate transistors to cancel the input 
offset voltage of an amplifier is demonstrated by an Op-amp 
macromodel shown in FIG.1. The offset voltage of the ampli-
fier 100 Vos 106 is nullified by programming an offset current 
Estimating the amount of charge loss in floating-gates 
requires the estimation of the parameters v and cjJB as these 
parameters exhibit a wide spread in their values and therefore 
need to be extracted for each process. For the 0.5 µm process 
used in the design, floating-gate pFETs were programmed to 
a threshold voltage of -0.5V and stored at high temperatures 
for a predefined time period. The change in threshold voltage 
45 I05, 104 in the opposite direction. The offset current I05, 104 is 
made programmable by using floating-gate transistors 102 to 
set the current. 
is measured and, using (16), the charge loss is estimated. 50 
Using (14), (16) and the measured data points, v and cjJB can 
Referring now to FIG. 6, an exemplary embodiment of an 
operational amplifier including floating-gate transistors is 
generally depicted as 240. The operational amplifier 240 is a 
single stage folded cascade amplifier that includes an input 
be extracted using, 
(17) 55 
differential pair of transistors 242 (Ml, M2) that are coupled 
to input signals 244 In+ and In - . The amplifier 240 also 
includes a floating-gate transistor pair 246 (M3, M4) that are 
coupled to the drain of the differential pair of transistors 242. 
The floating-gate transistor pair 246 is operable for reducing 
where, x denotes the ratio of the floating-gate charge at time 
t to the initial floating-gate charge and the subscripts denote 
two different data points. Using the above procedure, the 
values for the barrier potential and the relaxation frequency 
were extracted to be 0.9 eV and 60 s-1 for the 0.5 µm CMOS 
process used in the experiments. 
FIG. 5 shows the measured floating-gate charge loss along 
with a predicted extrapolated fit using the estimated model 
the offset voltage of the operational amplifier and for reduc-
ing the temperature sensitivity of the operational amplifier. In 
one embodiment, the floating-gate transistor pair 246 may be 
60 coupled to a programming circuitry operable for setting the 
voltage stored by the floating-gate transistors, refer to FIG. 8 
for a more thorough discussion of the programming circuitry. 
Turning now to FIG. 7, an exemplary embodiment of an 
operational amplifier including floating-gate transistors is 
65 generally depicted as 260. The operational amplifier 260 is a 
single stage source degenerated amplifier that includes an 
input differential pair of transistors 262 (Ml, M2) that are 
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coupled to input signals 264 In+ and In - . The amplifier 260 
also includes a floating-gate transistor pair 266 (M3, M4) that 
are coupled to the source of the differential pair of transistors 
262. The floating-gate transistor pair 266 is operable for 
reducing the offset voltage of the operational amplifier and 5 
for reducing the temperature sensitivity of the operational 
amplifier. In one embodiment, the floating-gate transistor pair 
266 may be coupled to a programming circuitry operable for 
setting the voltage stored by the floating-gate transistors 
A single stage folded cascade amplifier 300 in accordance 10 
with exemplary embodiments of the invention is shown in 
FIG. 8. The currents through the floating-gate transistor pair 
302 (M3, M4) are programmed such that they cancel the 
offset arising from mismatches in the input differential pair 
304 (Ml, M2) and the cascaded current mirrors 306 (MS- 15 
MS). During normal operation, the multiplexors 308 (Sl, S2) 
are set such that the floating-gate transistors 302 are con-
nected to the cascaded current mirrors 306. During program-
ming, the floating-gate transistors 302 are isolated from the 
cascaded current mirrors 306 in order to program a difference 20 
current flI(I3-I4) such that the offset voltage is nullified. 
In the single stage folded cascade amplifier 300, the pro-
gramming transistors are an integral part of the amplifier 
thereby simplifying the design process. Initially, all transis-
tors including M3 and M4 are made non floating-gate tran- 25 
sistors, by isolating the gate node as described above, and are 
designed to meet the amplifier's specifications. Next, transis-
tors M3 and M4 are made floating-gate transistors and based 
on the offset requirement of the amplifier, an estimate can be 
made of the programming precision required. In other words, 30 
an approximate value of the difference current ( flI) that needs 
to be progranmied can be estimated from which the FOM is 
calculated. Next, depending on the region of operation of the 
floating-gate transistors M3 and M4, appropriate equations 
can be used to estimate the total floating-gate capacitance 35 
needed. With the aspect ratio of the transistors set during the 
amplifier's design stage, the input capacitance and the tun-
neling capacitance can be sized to either meet or exceed the 
Cr requirement. Also, the input capacitance C,n should be 
chosen large enough such that the capacitive division from the 40 
external gate input Vg to the floating-gate is close to one. 
Appropriate switches are then added to isolate the floating-
gate transistors during programming. 
The amplifier 300 exhibits zero offset voltage when all 
currents are balanced at its output. The input referred offset 45 
voltage can be estimated by considering the offsets in the 
transistor pairs (Ml, M2 ), (M3, M4) and (M9, Ml 0) individu-
ally, referring them to the input and applying superposition. 
Initially, assume that all transistors except the transistor 
pair (M9, MlO) are matched. Let the threshold voltage mis- 50 
match between M9 and Ml 0 be accounted for with the thresh-
old voltage ofMlO being different from that ofM9 by fl V,h3 . 
This results in a current difference between these devices that 
leads to an offset voltage in the amplifier. Note that fl V,h3 
could be either positive or negative. In order to correct for the 55 
offset voltage, one must apply a differential voltage between 
the gates of Ml and M2 such that the offset voltage is nulli-
fied. The input referred offset voltage contribution of (M9, 
MlO) V0Jl3 is given by, 
10 
Un the term inside the exponential is less than 1. Also, by 
design, it is common to set I9 to be less than I1 . Therefore, 
invoking the Taylor series expansion for both the exponential 
and the natural logarithm and ignoring higher order terms, 
(19) simplifies to, 
(20) 
Now consider the pFET floating-gate pair assuming that a 
threshold voltage mismatch and a charge difference exists 
between their floating-gates. This is accounted for in the gate 
ofM4 by fl V g. Again, note that fl V g could be either positive 
or negative. In this case however, owing to the fact that the 
drain current of M3 (I3 ) is greater than I1 , the second order 
terms in the natural logarithm expansion have to be included 
in the offset estimation, thereby resulting in an input offset 
voltage contribution of the floating-gate transistors (fl V offe) 
given by, 
I, (/')2 k 2 V01 12 = -llVg - - -llV Ii /1 Ur g (21) 
In the case of the input differential pair, their threshold mis-
match is accounted for with the threshold voltage ofM2 being 
different from that of Ml by fl V,h 1 with fl V,h 1 being either 
positive or negative. This can be nullified by applying a dif-
ferential voltage between the gates of Ml and M2 that is equal 
to fl V,h 1 . Now applying superposition, the effective input 
referred offset voltage of the amplifier is given by, 
(22) 
A similar analysis of balancing currents at the output of the 
amplifier and applying superposition can be applied assum-
ing transistor operation in strong inversion region. Assuming 
that the threshold mismatches are small in comparison to the 
overdrive voltages of the transistors, the input referred offset 
voltage is given by, 
(23) 
where, all variables have the same meaning as before. 
Assume initially that the amplifier has an uncompensated 
input referred offset voltage given by V 1 off. Let a current 
Ur [ /9 ( (kll v,h,) )] 
Vof f3 = k In 1 - /; exp ----u;- - 1 (19) 
60 difference of flifg be programmed onto the pFET floating-gate 
transistors such that this difference current flows through the 
output to create a voltage equal to flifg r0 where, r0 represents 
the effective output impedance at the output of the amplifier. 
where, I1 is the bias current through Ml and I9 is the bias 
current of M9. For typical values of offset mismatch, k and 
65 Referring this output offset voltage to the input of the ampli-
fier and taking into account the initial uncompensated input 
offset results in the overall offset of the amplifier to be, 
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(24) 
where, gm 1 is the transconductance of the input differential 
pair. Therefore, based on (24), one would expect the input 
referred offset voltage of the amplifier to exhibit a linear 
dependence with the programmed floating-gate difference 
current. Note that the above expression has been derived 
without assuming any specific region of device operation. 
Also, both equations (22) and (23) simplifies to (24) when 
12 
(28) 
where, llT=T-T
0
• A similar expression can be arrived at for 
10 the third term in (23). Denoting KalN odl as a, Ka3N od3 as b, 
Ka9N0 d9 as c and using (26) in (23) results in, 
(29) ll vg is expressed as llif_/gm3· 
From (22) and (23), it is clear that the temperature sensi- 15 
tivity of the offset voltage can be estimated based on the 
sensitivities of the threshold voltage mismatch, ratio of tran-
sistor currents and ~ 's. Note that ll V g is temperature indepen-
dent as for a typical operating temperature range, the charge 
loss on the floating-gate is negligible and therefore assumed 20 
constant, and to a first-order, the total floating-gate capaci-
tance is independent of temperature as well. 
A similar analysis can be performed for weak inversion 
operation as well. As can be observed from (29), the offset 
voltage varies with temperature and the variation can be 
approximated to be quadratic in nature. Also, it is clear that 
the offset voltage depends on threshold voltage mismatch The temperature dependence of the threshold voltage is 
given by, 
(25) 
where, Tis the temperature in Kelvin, V,h (T 0) represents the 
threshold voltage at a temperature T 0 and x represents the 
linear temperature co-efficient of the threshold voltage. Now, 
the temperature dependence of the threshold mismatch 
between two devices can be written as, 
(26) 
25 multiplied by a ratio of quantities (transconductance). Since, 
the threshold voltage mismatch by itself has a weak tempera-
ture dependence, designing the ratio of transconductances to 
be fairly temperature independent can result in an overall 
offset voltage that is temperature independent. This can be 
30 achieved by either biasing the transistors to their zero-tem-
perature co-efficient transconductances or by designing such 
that their overdrive voltages are close to each other making 
the terms a, b and c equal such that the temperature sensitivity 
is minimized. 
35 
where, ll V g (T 0) represents the threshold mismatch at tem- An amplifier that uses floating-gate transistors can be designed and fabricated in a 0.5 µm CMOS process. Since, 
offset cancellation involves one-time programming on 
account of the long-term charge retention of floating-gate 
transistors, on-chip complexity can be reduced through the 
perature T 0 and llx is the difference in their temperature 
coefficients. 
Assuming an n-channel transistor with a threshold voltage 
of 0.7V with a temperature co-efficient of -2 mV/° C., a 
substrate doping of lx1017 cm-3, a y of0.5 and a gate-bulk 
voltage (Vg6) ofl V results in a K of0.8049 at room tempera-
ture (300K). The variation of K with temperature over a range 
of -40° C. to 140° C. was found to be ,,,,27 pprn/° C. Therefore, 
it is fair to assume K to be constant with temperature to 
simplify the temperature analysis of the amplifier offset volt-
age. 
Next, consider the term Yl ~that appears in the expression 
for the input offset voltage in the strong inversion region of 
operation as given in (23). This term can be rewritten as, 
(27) 
where, all the terms are as defined earlier. Assuming fixed 
terminal voltages, the only terms that have a temperature 
dependence in equation (27) are the threshold voltage and 
mobility. With regards to mobility, for two transistors of the 
same type, both the value and the temperature dependence 
can be assumed constant, thereby making the ratio tempera-
ture independent. For two transistors that are of dissimilar 
types, the electron and hole mobilities have slightly different 
temperature dependence and therefore result in a slight tem-
perature dependent mobility ratio. With the above observa-
tions, and (26), the third term in (23) can be written as, 
40 use of an off-chip programming infrastructure. Applying (24) 
and programming the drain currents of transistors M3 and M4 
the amplifier may be programmed to a wide variety of differ-
ent offset voltages. In one embodiment, the offsets can be 
programmed in steps of 10 mV ranging from -20 mV-+20 
45 m V. FIG. 9 shows the DC transfer characteristics of the ampli-
fier configured as a comparator with the non-inverting termi-
nal held at 1.65V. As can be observed the comparator trip 
points are evenly spaced 10 m V apart as programmed, clearly 
demonstrating the feasibility of the approach. 
50 Accurate measurements of the offset voltage is made by 
using the amplifier under test along with a second amplifier 
configured as a nulling amplifier forming a servo loop. Using 
such an approach, the offset voltage of the prototype amplifier 
has been programmed to values as low as ±25 µV. FIG. 10 
55 shows the measured input referred offset voltage of the ampli-
fier plotted against the programmed floating-gate difference 
currents. The measured data shows a linear dependence of the 
offset voltage with the programmed difference currents as 
expected from (24 ). Experimentally, it is possible to program 
60 current increments as low as 0.1 l]A. This indicates that offset 
voltages in the lOO's of nano-volts range are possible to 
achieve. 
FIG. 11 shows the sensitivity of the input offset voltage 
with temperature. The offset voltage was measured for tem-
65 peratures ranging from -40° C. to 130° C. A maximum 
change of 130 µV was observed over the full temperature 
range of 170° C. Since, the transistors in the amplifier were 
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biased in a region close to strong inversion, the temperature 
dependence was modeled according to (29). Also shown in 
FIG. 11 is a theoretical fit of the data using (29). Since, the 
exact values of the threshold voltage mismatch of the various 
transistor pairs is unknown, the fit was performed using a 
reasonable set of parameter values. It should be noted that the 
exact shape of the temperature characteristic depends on the 
transistor operating regions, biasing conditions and the mis-
match between threshold voltages. 
Exemplary methods for programming floating-gate tran- 10 
sistors are disclosed in U.S. patent application Ser. No. 
11/382,640 entitled "Systems and Methods for Programming 
Floating-Gate Transistors" the entire contents and substance 
of which is hereby incorporated by reference and in U.S. 
patent application Ser. No. 11/381,068 entitled "Program- 15 
mable Voltage-Output Floating-Gate Digital to Analog Con-
verter and Tunable Resistors". Additionally, while the circuits 
and techniques describe herein can be used for reducing or 
programming the offsets in the realm of comparators or other 
applications for correcting systematic offsets in data convert- 20 
ers. 
While the preferred embodiment to the invention has been 
described, it will be understood that those skilled in the art, 
both now and in the future, may make various improvements 
and enhancements which fall within the scope of the claims 25 
which follow. These claims should be construed to maintain 
the proper protection for the invention first described. 
What is claimed is: 
1. A circuit comprising: 
a differential pair of transistors coupled to a pair of input 30 
signals; and 
a pair of floating-gate transistors coupled to the differential 
pair of transistors, wherein the pair of floating-gate tran-
sistors are operable for reducing an offset voltage of the 
circuit and wherein the pair of floating-gate transistors 35 
are located outside the signal path of the differential pair 
of transistors; 
14 
wherein the drain of the third transistor is coupled to the 
drain of the fourth, 
wherein the source of the third transistor is coupled to the 
drain of the first transistor and the source of the fourth 
transistor is coupled to the drain of the second transistor, 
and 
wherein the pair of floating-gate transistors are operable 
for reducing an offset voltage of the operational ampli-
fier and wherein the pair of floating-gate transistors are 
located outside the signal path of the differential pair of 
transistors. 
3. The operational amplifier of claim 2, wherein the opera-
tional amplifier further comprises a programming circuitry 
selectively connected to the pair of floating-gate transistors. 
4. The operational amplifier of claim 3, wherein the pro-
gramming circuitry includes a current mirror. 
5. The operation amplifier of claim 3, wherein the floating-
gate transistors are programmed by the using Fowler-Nord-
heim tunneling and a hot-electron injection mechanism. 
6. An operational amplifier comprising: 
a differential pair of transistors, including a first and a 
second transistor, said first and second transistor com-
prising a gate, a drain, and a source; 
a pair of floating-gate transistors, including a third and 
fourth transistor, said third and fourth transistor com-
prising a gate, a drain, and a source; 
wherein the drain of the first transistor is coupled to the 
drain of the second transistor, 
wherein the source of the first transistor is coupled to the 
drain of the third transistor and the source of the second 
transistor is coupled to the drain of the fourth transistor, 
and 
wherein the pair of floating-gate transistors are operable 
for reducing an offset voltage of the operational ampli-
fier and wherein the pair of floating-gate transistors are 
located outside the signal path of the differential pair of 
transistors. wherein the circuit further comprises a programming cir-
cuitry selectively connected to the pair of floating-gate 
transistors; and 40 7. The operational amplifier of claim 6, wherein the opera-
tional amplifier further comprises a programming circuitry 
selectively connected to the pair of floating-gate transistors. 
8. The operational amplifier of claim 7, wherein the pro-
gramming circuitry includes a current mirror. 
wherein a multiplexor selectively connects the program-
ming circuitry to the pair of floating-gate transistors. 
2. An operational amplifier comprising: 
a differential pair of transistors, including a first and a 
second transistor, said first and second transistor com- 45 
prising a gate, a drain, and a source; 
a pair of floating-gate transistors, including a third and 
fourth transistor, said third and fourth transistor com-
prising a gate, a drain, and a source; 
9. The operation amplifier of claim 6, wherein the floating-
gate transistors are programmed by the using Fowler-Nord-
heim tunneling and a hot-electron injection mechanism. 
* * * * * 
